2, K. R. S. 1, P. K. Design of 64-Bit Vedic Multiplier and Square Architectures. International Journal of Engineering Science and Generic Research, [S. l.], v. 2, n. 5, 2016. Disponível em: https://ijesar.in/index.php/ijesar/article/view/42. Acesso em: 11 dec. 2024.