2, S. V. A. 1, J. K. V. Design of Fully Pipelined 128-bit AES with S-Box by using Combinational Logic. International Journal of Engineering Science and Generic Research, [S. l.], v. 2, n. 6, 2016. Disponível em: https://ijesar.in/index.php/ijesar/article/view/64. Acesso em: 15 apr. 2026.