Vittal, 1 S. K. B. 2 K. (2017). Implementation of High Speed Single Error Correction–Double Adjacent Error Correction (72, 64) Codes. International Journal of Engineering Science and Generic Research, 3(6). Retrieved from https://ijesar.in/index.php/ijesar/article/view/94