2, M. V. 1, V. K. (2016). FPGA Implementation of Vedic ALU with Application Specific Reversible Gates. International Journal of Engineering Science and Generic Research, 2(5). Retrieved from https://ijesar.in/index.php/ijesar/article/view/39