Lakshmi, C. S., & Ramarao, B. (2018). Low Power BIST based Multiplier Design and Simulation using FPGA. International Journal of Engineering Science and Generic Research, 4(1). Retrieved from https://ijesar.in/index.php/ijesar/article/view/99