Kumar, P., & Niwaria, K. (2018). 16 bit Design of adder subtractor circuit with optimized quantum cost using Feynman, PFAG and WG Gate. International Journal of Engineering Science and Generic Research, 4(4). Retrieved from https://ijesar.in/index.php/ijesar/article/view/144