Bhaskaruni, M. A., & Saheb, S. (2018). Design and Implementation of Optimized New Full Adder\Full Subtractor Using Reversible Logic Gates. International Journal of Engineering Science and Generic Research, 4(4). Retrieved from https://ijesar.in/index.php/ijesar/article/view/139