Vittal, 1 S. K. B. 2 K. Implementation of High Speed Single Error Correction–Double Adjacent Error Correction (72, 64) Codes. IJESAR 2017, 3.