2, C. K. C. A. Design and Implementation of 64-Bit Vedic Multiplier and Square Architectures. IJESAR 2017, 3.