2, J. 1, K. FPGA Implementation of 16 Bit MUX Based Multiplier. IJESAR 2016, 2.