2, K. R. S. 1, P. K. Design of 64-Bit Vedic Multiplier and Square Architectures. IJESAR 2016, 2.