2, M. V. 1, V. K. FPGA Implementation of Vedic ALU With Application Specific Reversible Gates. IJESAR 2016, 2.