(1)
Kumar, P.; Chourasia, D.; Niwaria, K. N. Design of 16 Bit Adder Subtractor With PFAG and TG Gates Using Verilog HDL. IJESAR 2018, 4.