Lakshmi, C. S.; Ramarao, B. Low Power BIST Based Multiplier Design and Simulation Using FPGA. IJESAR 2018, 4.