Tarangini, 1 A. S. 2 K. A Novel VLSI Architecture for Convolution Using 32 Bit Higher Radix Algorithm. IJESAR 2017, 3.