2, S. V. A. 1, J. K. V. Design of Fully Pipelined 128-Bit AES With S-Box by Using Combinational Logic. IJESAR 2016, 2.