2, K. 1, S. FPGA Realization of MUX Based FIR Filter Architecture. IJESAR 2016, 2.