Babu, V. N.; Reddy, J. V. K. AN ULTRA-HIGH THROUGHPUT AND FULLY PIPELINED IMPLEMENTATION OF MODIFIED-AES ALGORITHM ON FPGA. IJESAR 2019, 5.