Kumar, P.; Niwaria, K. 16 Bit Design of Adder Subtractor Circuit With Optimized Quantum Cost Using Feynman, PFAG and WG Gate. IJESAR 2018, 4.