Bhaskaruni, M. A.; Saheb, S. Design and Implementation of Optimized New Full Adder\Full Subtractor Using Reversible Logic Gates. IJESAR 2018, 4.