Nadimetla, R. R.; Bhavani, L. Design and Implementation of 64 Bit Vedic Multiplier Based On Different Adder Structures on Verilog HDL. IJESAR 2018, 4.