[1]
Kumar, P., Chourasia, D. and Niwaria, K.N. 2018. Design of 16 Bit Adder Subtractor with PFAG and TG Gates Using Verilog HDL. International Journal of Engineering Science and Generic Research. 4, 5 (Sep. 2018).