Nadimetla, R.R. and Bhavani, L. 2018. Design and Implementation of 64 Bit Vedic Multiplier Based On Different Adder Structures on Verilog HDL. International Journal of Engineering Science and Generic Research. 4, 4 (Jul. 2018).