

ISSN: 2456-043X

International Journal of Engineering Science and Generic Research (IJESAR)

Available Online at www.ijesar.in

Journal Index In ICI World of Journals - ICV 2016 - 68.35

Volume 7; Issue 2; March-April; 2021; Page No. 01-07

VLSI ARCHITECTURE FOR ENERGY DETECTION BASED SPECTRUM SENSING BY USING PARALLEL PREFIX ADDERS

Miss. Utukuri Roja¹, Mrs. T.Prasanna², Mrs. K.Bramaramba³

¹ Research Scholar, Department of ECE, Stanley College of Engineering & Technology for Women, Hyderabad, Telangana, India

E-mail: roja.12rosy@gmail.com

² Assistant Professor, Department of ECE, Stanley College of Engineering & Technology for Women, Hyderabad, Telangana, India

E-mail: allaniprasu@gmail.com

³ Assistant Professor, Department of ECE, Stanley College of Engineering & Technology for Women, Hyderabad, Telangana, India

E-mail: kbramaramba@stanley.edu.in

Abstract

The increase in Wireless communication and network has resulted in shortage of spectrum. In order to overcome this spectrum scarcity problem, Cognitive radio (CR) technology is used. This technology provides the way for utilization of spectrum completely by means of identifying the unused holes in the spectrum band. But the spectrum has to be sensed for identifying the available spectrum which is somewhat complicated. However the sensing of spectrum can be done by energy detection technique. Through this ED technique, complexities faced during implementation of detection process will be reduced. A newly optimized energy detection architecture has been designed, in which the area and power performance will be optimized. And another ED block with reduced delay is also implemented. To achieve better performance, in terms of area and delay, the adder is replaced with Parallel prefix adders (PPA), such as Kogge stone adder and Brent kung adder. Such energy detection based spectrum sensing has been developed by Verilog coding using XILINX ISE 14.7 software.

Keywords: Cognitive radio (CR); sensing scheme; Energy detection; spectrum utilization; ED technique; Parallel prefix adders (PPA)

I. INTRODUCTION

Today's emerging technology and devices paved the way for major demand of spectrum resource usage and it is gradually increases as the technologies grow rapidly. In order to solve this demand, the overall spectrum has to be utilized properly by all primary as well as secondary users of the wireless network.

Generally there are primary users named as licensed users and secondary users (named as unlicensed user) of a network. Sometimes the primary user part of the spectrum is not used and it is said to be white holes. Such holes will be

efficiently used by assigning it to the unlicensed users in the network.

A cognitive radio (CR) can change its parameters transmitter's based on the environment in which it performs. Usually the cognitive radio technology may have software defined technique. Then in communication purpose between two terminals (two spectrum users) the detection process will be performed perfectly and allocate the unused one to needed node in the wireless network". Since this CR technology is implemented intelligently and can be adjustable to all the environments which may reduce the complication of spectrum sensing in over wide band. Various difficulties

has been faced while doing the detection process. And some of the confronting difficulties are listed as follows:

- A. SNR value of the input sensed signal is much more important
- B. Timing scattering and multipath deviation of the signal in the network.

There are numerous ways invented in order to detect the spectrum occupied by the primary users. Some of the detection techniques that used now-a-days for sensing the spectrum are Collaborative and Distributed networks and these are establishing some of the methods such as based on energy detection, matched filtering and cyclo-stationary feature detection.

Some of the features of CR are given as follows: The unlicensed user (Secondary user) leaves the spectrum at once that the licensed users access the spectrum. A spectrum sensing plays a vital role in CR technology. To distinguish the unused bands two techniques are used, one is database oriented sensing and spectrum sensing oriented method. For the most part first strategy is generally utilized in TVWS (Tele Vision White Space), in which the database contains the data about the essential users area received by FCC, as this is utilized to recognize the spectrum utilization of authorized users by getting to database. The spectrum detection is loaning the un/underutilized bit of radio spectrum from the authorized client without making obstruction Primary user. The idle frequency band can be distinguished by spectrum detection.

Now a days to avoid the high delay problem of existing adders the PPA is used which is simply the modified design form of CLA. PPA's are implemented in Very large scale Integration (VLSI) chips which rely on fast and reliable arithmetic computation, therefore PPAs are very useful in today's world of technology.

II. LITERATURE SURVEY

At first in the year of 1998, author named as Joseph Mitola newly coined the general study about cognitive radio. After that the second author who provides the elaborated study about the CR in 1999, by G. Q. Maguire.

Usually the secondary users may use the unused bands for better usage of whole spectrum. For that the spectrum holes (generally unused spectrum available in band by licensed user) has to be identified and allocated for needed user in the network. There are numerous ways to sensing the spectrum efficiently and every method has their own pros and cons.

Cyclo-Stationary based feature detection, matched filter based detection, Radio identification based sensing, Energy detector based sensing and waveform type of sensing are some of the detection techniques.

I. Cyclo stationary based detection:

It is mainly implements the concept of adding redundancies to the input. Such exploitation will be taken place by resolving the features of the signal used by licensed users in the network. It is hard to implement and takes more time for getting the desired output from it. But it performs well for low SNR value when compared to Matched filter method.

II. Matched Filter sensing Method:

It is an optimal detection technique. Improving the input SNR value is one of the advantages of matched filter detection method. But the only disadvantage of this detection technique is it needs the information about the input signal for its sensing process. It takes less computational time but complexity is more.

III. PROPOSED WORK

Energy Detection technique (ED) is a non cooperative type of detection technique .And it is one of the simplest detection techniques because of the following main reason: the information behind the input signal is not needed for detection process and hence it is named as "blind signal detector". As the name itself indicates, in this energy detection technique, spectrum can be sensed through energy calculation.

Energy detector model detects the spectrum by measuring the input signal's energy value with appropriate frequency band, and it is said to be radiometry. Calculating the energy value of the signal which is received decides whether the spectrum is used or not. The determination of the signal's presence can be identified in the scaling unit. In such block the actual measured energy value is compared with the fixed value (named as threshold). And such fixed value is taken as reference for comparison process. Architecture of proposed Energy Detector Model is illustrated in the figure.1.




Figure 1: Proposed Energy Detector Architecture

The Architecture of optimized energy detector block is implemented based on VLSI. This Optimized Energy Detector model comprises of individual blocks such as multiplier unit (act as squaring unit), adder module (produce averaging value), scaling unit. This whole architecture is tested by providing various discrete samples of signals as an input to this detector.

At first, signal can be sampled to produce the discrete sample values. Such input samples are passed through the multiplier; here the samples are multiplied by the same samples. And thereby the squared value of the input samples can be taken out from the multiplier unit. The resulted squared samples are added by giving it to the adder circuit and accumulated using an adder-register block arrangement, as shown in Figure 1.

The accumulator unit continues its summing process of input signal and it ends when the register receives a control signal (reset) from the counter block. This summation of squared value of samples is taken as output and it is said to bean averaged output value of samples. In case of the accumulator unit, 16-bit input samples are summed up, by using register which can get the reset value from counter block. Here 16-bit

counter block is used in ED architecture. By using the higher number of samples for detection purpose, it yields greater accuracy in performance.

When the input samples are of 8-bits, then it is squared to generate 16-bit values. And then counter is designed to count from 0, then it end its count value which may generate "1" by bit-wise AND block. This bit wise AND is coded to generate either "0" or "1" as an output. By means of the obtained value from bit-wise AND, Register1 is going to store a value or clear it. Multiplexer unit is used to select the signal from its two input (one is energy value of samples and another is output signal from Register2 block). Whenever the selection line of MUX is set to "1", it selects the energy value of 16samples and its output is directly applied toregister2.

Multiplexer used in the architecture is for selecting the appropriate signal by the help of its selection lines. Here 2x1MUX is used to select the adder units output and the output of register2 by applying "1" and "0" to its selection line respectively. Thereby the measured value is compared with fixed value to detect the presence of signal.

IV. RESULTS AND ANALYSIS

At the beginning, individual modules are designed independently and the entire model is collectively implemented afterwards. The proposed architecture of energy detector block is coded using a standardized hardware description language, verilog. Thereby, the presence or absence of the signal is decided.




Figure 2: Simulation waveform of architecture using ripple carry array multiplier and ripple carry adder




Figure 3: Delay of architecture using ripple carry array multiplier and ripple carry adder

Device utilization summary:					
Selected Device : 3s100etq144-4					
Number of Slices:	130	out	of	960	13%
Number of Slice Flip Flops:	48	out	of	1920	28
Number of 4 input LUTs:	238	out	of	1920	12%
Number of IOs:	34				
Number of bonded IOBs:	34	out	of	108	31%
Number of GCLKs:	1	out	of	24	48

Figure 4: Area of architecture using ripple carry array multiplier and ripple carry adder

A	8	¢	0	E	F	6	H	1	K	L	M	N
Device	a wa	I	On Chip	Power (W)	Used	Aralabe	Utilization [3]	Sup	ply Sunmary	Total	Dynamic	Quescent
and)	Spartan3e		Clocks	0.000	1	-		Sourc	e Voltage	Current (A)	Current (A)	Current (A)
Pat	xc3s100e	B	Logic	0.000	238	1920	12	Voort	1.20	0.010	0.000	0.018
Package	lq144		Signals	0.000	257	-		Vocasi	2500	0.012	0.000	0.012
Temp Grade	Commercial		lQs	0,000	34	108	31	100025	250	0.003	0.000	0.003
Process	Maximum		Leakage	0.049								
Speed Grade	4	1	Total	0.049						Total	Dynamic	Quescent
		ı			7000077	VIII VIII VIII		Sup	ply Power (W)	0.045	0.000	0.043
Environment		ų					Junction Temp					
Ambert Temp	20		Thema	Properties	(C/W)	(0)	0					
Une outloom TUA	100				521	825	27.5					
Custom TJA (C)	MNA NA											
Authory (LFM)	0											
Characterization		П										

Figure 5: Power Estimation of architecture using ripple carry array multiplier and ripple carry adder




Figure 6: Simulation Waveform of architecture using ripple carry array multiplier and Kogge stine adder

Timing Summary:
Speed Grade: -4
Minimum period: 5.307ns (Maximum Frequency: 188.430MHz)
Minimum input arrival time before clock: 32.394ns
Maximum output required time after clock: 4.310ns

Figure 7: Delay of architecture using ripple carry array multiplier and Kogge stone adder

Device utilization summary:					
Selected Device : 3s10Oetq144-4					
Number of Slices:	114	out	of	960	11
Number of Slice Flip Flops:	48	out	of	1920	2
Number of 4 input LUTs:	205	out	of	1920	10
Number of IOs:	34				
Number of bonded IOBs:	34	out	of	108	31
Number of GCLKs:	1	out	of	24	4

Figure 8: Area of architecture using ripple carry array multiplier and Kogge stone adder




Figure 9: Power Estimation of architecture using ripple carry multiplier and Kogge Stone adder




Figure 10: Simulation Waveform of architecture using ripple carry array multiplier and Brent Kung adder

Device utilization summary:

Selected Device: 3s100etg144-4

Number	of	Slices:	144	out	of	960	15%
Number	of	Slice Flip Flops:	48	out	of	1920	24
Number	of	4 input LUTs:	262	out	of	1920	13%
Number	of	IOs:	34				
Number	of	bonded IOBs:	34	out	of	108	31%
Number	of	GCLKs:	1	out	of	24	4%

Figure 11: Area of architecture using ripple carry array multiplier and Brent Kung adder

Timing Summary:
----Speed Grade: -4

Minimum period: 7.539ns (Maximum Frequency: 132.644MHz)
Minimum input arrival time before clock: 27.303ns
Maximum output required time after clock: 4.496ns
Maximum combinational path delay: No path found

Figure 12: Delay of architecture using ripple carry array multiplier and Brent Kung adder




Figure 13: Power Estimation of architecture using ripple carry array multiplier and Brent Kung adder

V. CONCLUSION

This project provides a newly optimized energy detector architecture implementation based on VLSI and such energy detection block can be developed by verilog HDL using XILINX ISE Design suite 14.7 software. Since it has reduced computational and implementation complexity while compared with other alternative techniques. Even though it is simple and popular, the performance is limited than other sensing schemes. In order to improve such performance of energy detection in cognitive radio, the task of performing comparison of energy value with threshold value is important.

As an extension, the existing project can be evaluated by using parallel prefix adder i.e

Ladner Fischner adder in its architecture. We hope to find optimization in both area as well as the timing.

REFERENCES

- 1. Federal Communications Commission, "Notice of proposed rulemaking and order: facilitating opportunities for flexible, efficient, and reliable spectrum use employing cognitive radio technologies," ET Docket No. 03-108, Dec. 2003.
- 2. V.Saxena and S.J.Basha, "A Survey of various spectrum sensing techniques in cognitive radio networks: Non cooperative systems," Department of ECE, LNCT Indore, RGPV university, 2013.
- 3. S.Haykin, "Cognitive radio: brainempowered wireless communications," Selected Areas in Communications, IEEE Journal on, vol. 23, no. 2, pp. 201-220, 2005.
- 4. T. Yucek and H. Arslan, "A survey of spectrum sensing algorithms for cognitive radio," Proc. IEEE, Vol. 97,pp. 849-877,May 2009.
- 5. Tevfik Yucek and Huseyin Arslan, "A Survey of Spectrum Sensing Algorithms for Cognitive Radio Applications," IEEE Communication Survey & Tutorials, Vol. 11, No. 1, pp. 116-130,2009.
- 6. B. Sayrac, "Cognitive Radio and its Application for Next Generation Cellular and Wireless Networks," Springer Netherlands, 2012.
- 7. Ala Eldin Omer, "Review of Spectrum Sensing Techniques in Cognitive Radio Networks," International Conference on Computing, Control, Networking, Electronics and Embedded Systems Engineering, 2015.
- 8. Meenakshi Malhotra , Inderdeep Kaur Aulakh , Renu Vig , "A Review on Energy Based Spectrum Sensing in Cognitive Radio Networks," 1st International conference on futuristic trend in computational analysis and knowledge management (ABLAZE),2015.
- 9. F. Shayegh and F. Labeau, "On Signal Detection in the Presence of Weakly

- Correlated Noise over Fading Channels," IEEE Transactions on communication, Volume: 62, pp. 797-809, 2014.
- 10. M. Monemian and M. Mahdavi, "Analysis of a New Energy-Based Sensor Selection Method for Cooperative SpectrumSensing in Cognitive Radio Networks," Sensors Journal, IEEE Volume: 14, Issue: 9, pp. 3021-3032, 2014.
- 11. Yasoub Eghbali, Hamid Hassani, Abbas Koohian, Mahmoud Ahmadian-Attari, "Improved Energy Detector for Wideband Spectrum Sensing in Cognitive Radio Networks", Radio Engineering, Vol. 23, No. 1, April 2014.
- 12. Anita Garhwal and Partha Pratim Bhattacharya, "A Survey on Dynamic Spectrum Access Techniques For Cognitive Radio", International Journal of Next-Generation Networks (IJNGN)Vol.3, No.4, December 2011.
- **13.** Valeri Kontorovich, Fernando Ramos-Alarcón, Cyclostationary Spectrum Sensing for Cognitive Radio and Multiantenna Systems, 2010.
- 14. Priyanka Pandya, Aslam Durvesh, Najuk Parekh, 'Energy Detection based Spectrum Sensing for Cognitive Radio Network', Fifth International Conference on Communication Systems and Network Technologies, 2015.
- 15. S. Dikmese, P.C. Sofotasios, M. Renfors and M. Valkama, "Maximum-Minimum Energy Based Spectrum Sensing under Selectivity Frequency for Cognitive Radio Radios," Cognitive Oriented Wireless Networks and Communications(CROWNCOM), 9th International Conference, pp. 347 – 352,2014.
- 16. T.E. Bogale and L. Vandendorpe, "Max-Min SNR Signal Energy Based Spectrum Sensing Algorithms for Cognitive Radio Networks with Noise Variance Uncertainty," IEEE Transactionson Wireless Communications, Volume: 13,pp. 280-290, 2014.
- 17. Mitola, J. and Maguire, G.Q., Jr., "Cognitive radio: makingsoftware radios

- more personal," Personal Communications, IEEE,vol. 6, pp. 13-18, 1999.
- 18. Fette, Bruce A, "Cognitive radio technology," Burlington:Academic Press, 2009.
- Pratik D. Patangrao, Pankaj P. Tasgaonkar, "VLSI Implementation of Energy Detection Algorithm for Cognitive Radio," International Conference on
- Communication and Signal Processing (ICCSP), 2016.
- 20. Rahul Shrestha, Vinay Swargam and Murty, "Cognitive-Radio Mahesh S. Wireless-Sensor Based on Energy **Improved** Detection with Accuracy: Performance and Hardware Perspectives," 20th International symposium on VLSI design and Test (VDAT), 2016.

AUTHOR DETAILS:



Miss Utukuri Roja has received her Bachelor Of Technology (B.TECH) in Electronics and Communication Engineering from Sphoorthy Engineering College, J.N.T.U.H affiliated college in 2015. She has completed her Master of Engineering (M.E) in Embedded systems from Stanley College Of Engineering and Technology For Women, OU affiliated college in 2020. Her Area of Research Interest is VLSI.



Mrs.T.Prasanna obtained her B.Tech degree from JNTU Hyderabad. She received Master's degree from JNTU Hyderabad. Presently she is working as an Assistant Professor in the Department of Electronics and Communication Engineering (ECE) from Stanley College of Engineering & Technology for Women, Hyderabad. Her area of Research Interest are VLSI and Signal Processing.



Mrs. K. Bramaramba obtained her A.M.I.E degree from Institution of Engineers, India. She received Master's degree from JNTU Hyderabad. Presently she is working as an Assistant Professor in the Department of Electronics and Communication Engineering (ECE) from Stanley College of Engineering & Technology for Women, Hyderabad. Her area of Research Interest are Embedded Systems, IoT and VLSI.