1.
Babu VN, Reddy JVK. AN ULTRA-HIGH THROUGHPUT AND FULLY PIPELINED IMPLEMENTATION OF MODIFIED-AES ALGORITHM ON FPGA. IJESAR [Internet]. 2019Mar.11 [cited 2024Mar.29];5(2). Available from: https://ijesar.in/index.php/ijesar/article/view/161