1.
Perveen MS, Iliyas DM, Anjum DF. A NOVEL VLSI ARCHITECTURE FOR RADIX-2 AND RADIX-4 BUTTERFLIES IN FFT USING DECIMATION IN TIME. IJESAR [Internet]. 2018Dec.24 [cited 2024Mar.29];4(6). Available from: https://ijesar.in/index.php/ijesar/article/view/154