(1)
Perveen, M. S.; Iliyas, D. M.; Anjum, D. F. A NOVEL VLSI ARCHITECTURE FOR RADIX-2 AND RADIX-4 BUTTERFLIES IN FFT USING DECIMATION IN TIME. IJESAR 2018, 4.