

## DESIGN OF 64 bit MAC UNIT WITH VEDIC MULTIPLIER AND REVERSIBLE DKG GATE

K.RAVI<sup>1</sup>, MADARAPU AJITHRAO<sup>2</sup>

<sup>1</sup> PG Scholar, Department of ECE, Brilliant Institute of Engineering and Technology, Hyderabad, India

<sup>2</sup> Associate Professor, Department of ECE, Brilliant Institute of Engineering and Technology, Hyderabad, India

[kotte.ravi7@gmail.com](mailto:kotte.ravi7@gmail.com)

### Abstract

The MAC unit which is drawn most importance in the DSP, has to concerned at much greater part. Optimizing the MAC unit plays a major role in DSP applications, optimizing the MAC require to cut down the two parameters: Power and Latency. The design of the MAC unit is based on the Vedic multiplier and the Reversible DKG gate. The Vedic multiplier is designed with the ancient Indian mathematics based on Atharvana Veda called "Urdhva Triyakbhyam. The adder unit is design with the Reversible Logic DKG adder. The reversible logic is one of the emerging out technology which is the future of Quantum computing. It has the advantage of least power consumption. The increasing trends in the VLSI and Low power design have increased the need of low power dissipation circuits to be designed. The Vedic Multiplier has the advantage of generating the partial products with reduce number and decreasing the latency. The 64 MAC unit design is programmed using Verilog - HDL using Xilinx ISE 14.7. The FPGA implementation is done on Spartan3E

**Keywords:** Vedic multiplier, Reversible DKG gate component, Urdhvariyaqbhyam.

### 1. Introduction

The multiplying algorithm used in DSP has to be design in taking into account of two factors: one the latency the second is throughput. These two factors are considered in perspective of delay. Latency gives the overall delay for the computation of the function. It is the time required to produce the stable output after the application of the stable inputs. Throughput gives the idea of how many multiplication operations can be carried out in a given amount of time. In designing MAC unit multiplying block is the unit which dissipates more amount of power, so to reduce the power consumption and delay various techniques has to be included in the design. The loss in the digital design is not entertained and considered to be one of the major issues. Various levels of integration and fabrication have reduced power consumption. One of the most promising approaches is the Reversible logic. Bennett proposed that the energy dissipated in any system is directly proportional to the amount of information lost or the number bits erased.

The design with the less number of information lost is Reversible logic. Reversible circuit/gate should be capable of generating a unique output from each

input, and vice versa, i.e., there should be a one to one correspondence between the input and output vectors. As the number of output in a reversible gate or circuit has the same as the number of inputs, and one used is traditional NOT gate as reversible gate. Hence the reversible gate is always designed in say  $k \times k$  manner, where  $k$ - input and  $k$ -output. The importance of the reversible logic is that it aims in achieving the minimum quantum cost. It is the number of logic gate required for the construction of the circuit.

### II. MAC ARCHITECTURE

The proposed architecture has a MAC unit which is incorporated with a fastest acting Vedic multiplier in the data path and the multiplied output of the Vedic Multiplier is fed back into the Reversible adder which is initially reset. The final result obtained after the partial products addition is stored in the Accumulator register. The Fig 1 shows the Basic MAC unit based on the Vedic multiplier with the reversible adder built using Urdhva Triyakbhyam sutra with adder designed using DKG reversible logic gate is fitted to the MAC architecture. In order to improve the speed of the MAC unit there are two major bottlenecks. The first is the partial products reduction network and that is

used in multiplication block and the second is the adder in the accumulator. Vedic Mathematics is originated from the ancient Indian arithmetic sutras. This derives from the Vedas. It was discovered in twentieth century. The name Vedic mathematics has its roots with total of sixteen principles, they are named as sutras. The Vedic multiplier used in the proposed design is based on one of the popular multiplication sutra called "Urdhva-Triyakbhyam". The proposed MAC architecture is further divided into three modules:

1. Design of 64-Bit Vedic Multiplier using Urdhva Triyakbhyam sutra.
2. Design of DKG gate using reversible logic.
3. Accumulator design which integrates both the Vedic multiplier and reversible adder.




Fig. 1: Proposed MAC Unit Design

**A.64 X 64 VEDIC MULTIPLIER**

Fig 2 shows the 64 x 64 Vedic multiplier. With referring to the figure it is easy to understand that the Vedic multiplier has to be designed by following the hierarchical method. The design of the Vedic multiplier requires the lower level bit multiplier say 32 x 32 bit for the design of 64 x 64 Vedic multiplier. The design further requires 16, 8, 4 and finally the 2 bit multiplier. Hence it is easy to extend the multiplier architecture to the higher level by keeping its modularity. The design requires the intermediate adder stage. The adder stage it of the reversible logic adder design using one of the most popular reversible gate DKG gate. The two number A and B are applied in the crosswise order. The inputs are of 64 bit and final result will be maximum of 128 bit. The logic behind the operation of the architecture is the given number which is of 64 bit is sub divided into two halves each of 32 bit. The input to the first stage of multiplier will be lower half of both the numbers, second and third stage will be swapped halves of the

two and the final and fourth stage will be the upper half of the numbers. The multiplication operation is followed by the addition operation which can add 64 bit numbers and the sum will be saved, the carry if generated will be added to the next successive stages and so on. The adder will be appended with zeros to one of the input in order to equate the number of bits so as the addition operation can be performed without any error. Three DKG adder stage can be rectified by inspecting the architecture of the 64 bit multiplier. The adder is responsible to provide the carry of the last stage where the output of the last stage adder is considered as the sum. The LSB sum bits will be directly taken from the first stage of the multiplier. The architecture has the 32 bit multiplier whose architecture is the photocopy of the 64 bit multiplier except the difference is the 32 bit architecture consists of the inputs to be 32 bits and the Reversible DKG adder of 32 bit. Ca in the architecture refers to the carry generated in that particular stage of operation.

**A. 2X2 Vedic Multiplier**

The 2x2 multiplier has the multiplier and multiplicand to be of 2 bits. It gives maximum of bits as result in terms of sum and carry. The inputs may be of any one combination from 00 to 11. (00, 01, 10, 11). The output lies between: 0000, 0001, 0010, 0011, 0110 and 1001. By using the Vedic sutra for multiplication, the 2 bit Vedic multiplier.




Fig. 4: Hardware realization of 2x2 Vedic multiplier  
B. 4X4 Vedic multiplier

The next level in the design will be the 4 bit Vedic multiplier design. It requires the 2x2 multiplier design, the input multiplicands will have maximum of 4 bit which ranges from 0000, 0001, 0010.....1111. The output produced will be of 8-bit, the Vedic multiplier improvised algorithm states that the Vedic multiplier should have 4 input multiplier where the

inputs will be applied in the vertical and crosswise order.




Fig. 5: Hardware realization of 4x4 Vedic multiplier  
C. 32x32 Vedic Multiplier

The 32x32 multiplier design has the 16x16 Vedic multiplier design. The logic of the block diagram remains the same based on the improvised Vedic Sutra. Here both the multiplicands will be of 32 bits. (m=32). The multiplicands have to be divided into 2 according to the improvised algorithm. The result of the 16x16 multiplication will be maximum of 32 bits. The inputs A and B are divided into two halves each of 16 bits (m/2). The 32 bit multiplier input ranges from B0, B1 .....B32.




Fig.6: Hardware realization of 32x32 Vedic multiplier  
D. 64x64 Vedic Multiplier

The 64x64 multiplier design has the 32x32 Vedic multiplier design. The logic of the block diagram remains the same based on the improvised Vedic Sutra. Here both the multiplicands will be of 64 bits.

(m=64). The multiplicands have to be divided into 2 according to the improvised algorithm. The result of the 32x32 multiplication will be maximum of 64bits. The inputs A and B are divided into two halves each of 32 bits (m/2). The 64 bit multiplier input ranges from B0, B1 .....B63.




Fig. 7: 64 x 64 Vedic Multiplier Architecture

**B. REVERSIBLE ADDER USING DKG GATE**

The adder used in the 64 bit Vedic multiplier is the reversible adder called DKG gate. The design of adder is based on the property of the reversibility. The DKG gate consists of four inputs and four outputs among which two are garbage outputs. The ancillary bits which are also called the garbage bits are required to obtain the balancing between the input and output to satisfy the condition of equal number of input and output. The DKG gate is considered as one the reversible gate which works both as FULL ADDER & FULL SUBTRACTOR. By setting the ancillary bit to the first input the adder or subtractor can be selected. If input A=0, the proposed gate works as a reversible Full adder, and if input A=1, then it works as a reversible Full subtractor




Fig.8 DKG Gate Working As The Full Adder

**C. Accumulator design**

The MAC unit is one the critical unit on the data-path. Hence it is very important to have a very fastest

acting multiplier and an efficient adder to be used (the adder is initially set to zero). The result of multiplication and the addition of partial products give the result which will be stored in the Accumulator. The condition is that the MAC unit should produce result in single clock cycle, and the current addition result will be added with the previous addition stored in the accumulator.

**III. SIMULATION RESULTS**




Fig. 7: Simulation output of 64 bit MAC Design

**IV. CONCLUSION**

The MAC unit should have the fastest available output with the less amount of power consumption and the area has to minimize. The Design satisfies the condition of being the optimized design which can be replaced in future application of DSP such as DCT (Discrete Cosine Transform), DFT (Discrete Fourier Transform) etc.; The Vedic multiplier has the property of minimizing the delay in propagation and the DKG gate with the advantage of lower power consumption.

**V. REFERENCES**

1. Dhaval Bhatia “Vedic Mathematics made easy”, Bhatiya, 1988
2. Jagadguru Swami Sri Bharati Krishna Tirthji Maharaja, “Vedic Mathematics”, Motilal Banarsidas, Varanasi, India, 1986.
3. Harpreet Singh Dhillon and Abhijit Mitra, “A Reduced- Bit Multiplication Algorithm for Digital Arithmetics”, International Journal of Computational and Mathematical Sciences 2;2 © www.waset.org Spring 2008.
4. Shripad Kulkarni, “Discrete Fourier Transform (DFT) by using Vedic Mathematics”, report, vedicmathsindia.blogspot.com, 2007.
5. Himanshu Thapliyal, Saurabh Kotiyal and M. B Srinivas, “Design and Analysis of A Novel Parallel Square and Cube Architecture Based On Ancient Indian Vedic Mathematics”, Centre for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, 500019, India, 2005 IEEE
6. Shamim Akhter, “VHDL Implementation of Fast NXN Multiplier Based on Vedic Mathematics”, Jaypee Institute of Information Technology University, Noida, 201307 UP, INDIA, 2007 IEEE.
7. R. Landauer, “Irreversibility and Heat Generation in the Computing Process,” IBM journal of Research and Development, vol. 5, no. 3, pp. 183–191, Jul. 1961.
8. C. H. Bennett, “Logical Reversibility of Computation,” IBM Journal of Research and Development, vol. 17, no. 6, pp. 525–532, 1973.
9. Abhijeet Kumar, Dilip Kumar, Siddhi, “Hardware Implementation of 16\*16 bit Multiplier and Square using Vedic Mathematics”, Design Engineer, CDAC, Mohali.

**AUTHOR’S BIOGRAPHY:**



**K.RAVI** has completed his B.Tech in Electronics and Communication Engineering from SARADA College of Engineering & Sciences, Khammam J.N.T.U.H Affiliated College in 2014. He is pursuing his M.Tech in VLSI System Design from BRILLIANT College of Engineering and Technology, J.N.T.U.H Affiliated College.



**MADARAPU AJITHRAO** an Associate Professor at Brilliant Institute of Engineering and Technology, Hyderabad in ECE Department. He received his B.Tech degree in Electronics and Communication Engineering from Avanthi institute of Engineering & Technology, J.N.T.U.H. He has completed M.Tech in Embedded System from Bharath institute of Engineering & Technology J.N.T.U.H Affiliated College. His research interest is Embedded Systems and VLSI design