

## DESIGN OF AREA EFFICIENT AND POWER OPTIMIZED CARRY SELECT ADDER

Deepak Kumar<sup>1</sup>, Pathloth Krishnamurthy<sup>2</sup>

<sup>1</sup> PG Scholar, Department of ECE, Brilliant Institute of Engineering and Technology, Hyderabad, India

<sup>2</sup> Assistant Professor, Department of ECE, Brilliant Institute of Engineering and Technology, Hyderabad, India

[dkindradeep10@gmail.com](mailto:dkindradeep10@gmail.com)

### Abstract

To study the data dependence and to identify redundant logic operations, we are analysing logic operations involved in conventional carry select adder (CSLA) and binary to excess-1 converter (BEC)-based CSLA. A new logic formulation for CSLA has been proposed by eliminating all the redundant logic operations present in conventional CSLA. In the proposed scheme calculation of final-sum is scheduled after carry select (CS) operation we have eliminated all the redundant logic operations present in the conventional CSLA and proposed a new logic formulation for CSLA. Bit patterns of two anticipating carry words (corresponding to  $c_{in} = 0$  and  $1$ ) and fixed in bits are used for logic optimization of CS and generation units, by using optimized logic units an efficient CSLA design is obtained. The proposed CSLA design involves significantly less area and low power than the recently proposed BEC-based CSLA. The proposed CSLA design is best for square-root (SQRT) CSLA because of the less area and low power.

**Keywords:** conventional carry select adder, binary to excess-1 converter (BEC), proposed CSLA.

### I. INTRODUCTION

Low-Power and area-efficient VLSI systems are increasingly used in portable and mobile devices, multi standard wireless receivers, and biomedical instrumentation [1], [2]. An adder is the main component of an arithmetic unit. A complex digital signal processing (DSP) system involves several adders. An efficient adder design essentially improves the performance of a complex DSP system. A ripple carry adder (RCA) uses a simple design, but carry propagation delay (CPD) is the main concern in this adder. Carry look-ahead and carry select (CS) methods have been suggested to reduce the CPD of adders. A conventional carry select adder (CSLA) is an RCA-RCA configuration that generates a pair of sum words and output carry bits corresponding the anticipated input-carry ( $c_{in} = 0$  and  $1$ ) and selects one out of each pair for final-sum and final-output-carry [3]. A conventional CSLA has less CPD than an RCA, but the design is not attractive since it uses a dual RCA. Few attempts have been made to avoid dual use of RCA in CSLA design. Kim and Kim [4] used one RCA and one add-one circuit instead of two RCAs, where the add-one circuit is implemented using a multiplexer (MUX). Heet al.[5] proposed a square-

root (SQRT)-CSLA to implement large bit-width adders with less delay. In a SQRT CSLA, CSLAs with increasing size are connected in a cascading structure. The main objective of SQRT-CSLA design is to provide a parallel path for carry propagation that helps to reduce the overall adder delay. Ramkumar and Kittur [6] suggested a binary to BEC-based CSLA. The BEC-based CSLA involves less logic resources than the conventional CSLA, but it has marginally higher delay. A CSLA based on common Boolean logic (CBL) is also proposed in [7] and [8]. The CBL-based CSLA of [7] involves significantly less logic resource than the conventional CSLA but it has longer CPD, which is almost equal to that of the RCA. To overcome this problem, a SQRT-CSLA based on CBL was proposed in [8]. However, the CBL-based SQRTCSLA design of [8] requires more logic resource and delay than the BEC-based SQRT-CSLA of [6]. We observe that logic optimization largely depends on availability of redundant operations in the formulation, whereas adder delay mainly depends on data dependence. In the existing designs, logic is optimized without giving any consideration to the data dependence. In this brief, we made an analysis on logic operations involved in conventional and BEC-based CSLAs to study the data dependence and to identify redundant

logic operations. Based on this analysis, we have proposed a logic formulation for the CSLA. The main contribution in this brief is logic formulation based on data dependence and optimized carry generator (CG) and CS design based on the proposed logic formulation; we have derived an efficient logic design for CSLA. Due to optimized logic Units.

**II.EXISITING CSLA**

The structure of the 16-bit regular SQR T CSLA is shown in Fig. 1. It has 5 groups of different size RCA. Each group contains dual RCA and Mux. The linear carry select adder has two disadvantages there are high area usage and high time delay. SQR T CSLA can rectify these disadvantages of linear carry select adder. It is an improved one of linear CSLA. The time delay of the linear adder can decrease by having one more input into each set of adders than in the previous set. This is called a Square Root Carry Select Adder. Square Root carry select adder is constructed by equalizing the delay through two carry chains and the block-multiplexer signal from previous stage. The steps leading to the evaluations are given here. In the regular SQR T CSLA, the group2 has two sets of 2-bit RCA. The selection input of 3:2 Mux is c1. If the c1 = 0, the Mux select first RCA output otherwise it select second RCA output. The output of group2 is Sum [3:2] and carryout, c3. Then the area count of group2 is determined as follows:

The structure of the 16-bit modified SQR T CSLA is shown in Fig 2. It has 5 groups of different size RCA and BEC. Each group contains one RCA, one BEC and MUX. In the modified SQR T CSLA, the group2 has one 2-bit RCA which has 1 FA and 1 HA for carry in = 0. Instead of another 2-bit RCA with carry in = 1 a 3-bit BEC is used which adds one to the output from 2-bit RCA. The selection input of 6:3 Mux is c3. If the c3 = 0, the Mux select RCA output otherwise it select BEC output. The output of group2 is Sum [3:2] and carryout, c3. Then the area count of group2 is determined as follows:




Fig.1: Regular 16-bit SQR T CSLA







Fig.2: Modified 16-bit SQR T CSLA

**III.PROPOSED CSLA**


The CSLA has two units: 1) the sum and carry generator unit (SCG) and 2) the sum and carry selection unit [9]. The SCG unit consumes most of the logic resources of CSLA and significantly contributes to the critical path. Different logic designs have been suggested for efficient implementation of the SCG unit. We made a study of the logic designs suggested for the SCG unit of conventional and BEC-based CSLAs of [6] by suitable logic expressions. The main objective of this study is to identify redundant logic operations and data dependence. Accordingly, we remove all redundant logic operations and sequence logic operations based on their data dependence. The proposed CSLA consists of one HSG unit, one FSG unit, one CG unit, and one CS unit. The CG unit is composed of two CGs (CG0 and CG1) corresponding to input-carry '0' and '1'. The HSG receives two n-bit operands (A and B) and generate half-sum words and half-carry word c0 of width n bits each. Both CG0 and CG1 receive s0 and c0 from the HSG unit and generate two n-bit full-carry words c01 and c11 corresponding to input-carry '0' and '1' respectively. The logic circuits of CG0 and CG1 are optimized to take advantage of the fixed input-carry bits. The optimized designs of CG0 and CG1. The multipath carry propagation feature of the CSLA are fully exploited in the SQR T-CSLA [5], which is composed of a chain of CSLAs. CSLAs of increasing size are used in the SQR T-CSLA to extract the maximum concurrence in the carry propagation path.




Gate-level design of the HSG




Gate-level optimized design of (CG0)



Gate-level optimized design of (CG1)




Gate-level design of the CS unit



Final-sum generation (FSG) unit

The SQRT-CSLA design, large-size adders are implemented with significantly less delay than a single-stage CSLA of same size. However, carry propagation delay between the CSLA stages of SQRT-CSLA is critical for the overall adder delay. Due to early generation of output-carry with multipath carry propagation feature, the proposed CSLA design is more favourable than the existing CSLA designs for area-delay efficient implementation of SQRT-CSLA. Area and power consumption is reduced with little amount increase in delay. The proposed CSLA design is the best design for SQRT-CSLA because of less area and low power. 16-bit SQRT-CSLA design using the proposed CSLA is shown in Fig where the 2-bit RCA, 2-bit CSLA, 3-bit CSLA, 4-bit CSLA, and 5-bit CSLA are used. We have considered the cascaded configuration of (2-bit RCA and 2-, 3-, 4-, 6-, 7-, 8-, 9-, 11-, and 12-bit CSLAs), respectively, for the 64-bit SQRT-CSLA.



Proposed SQRT-CSLA for 16 bit

The logic operations of the RCA is shown in split form, where HSG, HCG, FSG, and FCG represent half-sum generation, half-carry generation, full-sum generation, and full-carry generation, respectively



## VI.CONCLUSION

We have analysed the logic operations involved in the conventional and BEC-based CSLAs to study the data dependence and to identify redundant logic operations. We have eliminated all the redundant logic operations of the conventional CSLA and proposed a new logic formulation for the CSLA. In the proposed scheme, the CS operation is scheduled before the calculation of final-sum, which is different from the conventional approach. Carry words corresponding to input-carry '0' and '1' generated by the CSLA based on the proposed scheme follow a specific bit pattern, which is used for logic optimization of the CS unit. Fixed input bits of the CG unit are also used for logic optimization. Based on this, an optimized design for CS and CG units are obtained. Using these optimized logic units, an efficient design is obtained for the CSLA. The proposed CSLA design involves significantly less area and low power than the recently proposed BEC-based CSLA. Due to the less area and low power, the proposed CSLA design is a good candidate for the SQR T adder.

## VII.REFERENCES

1. K.K.Parhi, VLSI Digital Signal Processing. New York, NY, USA: Wiley, 1998.
2. P. Chandrakasan, N. Verma, and D. C. Daly, "Ultralow-power electronics for biomedical applications," *Annu. Rev. Biomed. Eng.*, vol. 10, pp. 247–274, Aug. 2008.
3. O. J. Bedrij, "Carry-select adder," *IRE Trans. Electron. Comput.*, vol. EC-11, no. 3, pp. 340–344, Jun. 1962.
4. Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area," *Electron. Lett.*, vol. 37, no. 10, pp. 614–615, May 2001.
5. Y. He, C. H. Chang, and J. Gu, "An area-efficient 64-bit square root carry select adder for low power application," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2005, vol. 4, pp. 4082–4085.
6. B. Ramkumar and H. M. Kittur, "Low-power and area-efficient carry-select adder," *IEEE Trans. Very Large Scale Integer. (VLSI) Syst.*, vol. 20, no. 2, pp. 371–375, Feb. 2012.
7. I.-C. Wey, C.-C. Ho, Y.-S. Lin, and C. C. Peng, "An area-efficient carry select adder design by sharing the common Boolean logic term," in *Proc. IMECS*, 2012, pp. 1–4.
8. S. Manju and V. Sornagopal, "An efficient SQR T architecture of carry select adder design by common Boolean logic," in *Proc. VLSI ICEVENT*, 2013, pp. 1–5.
9. B. Parhami, *Computer Arithmetic: Algorithms and Hardware Designs*, 2nd ed. New York, NY, USA: Oxford Univ. Press, 2010.

## AUTHORS DETAILS:

	<p><b>Deepak Kumar</b> has completed his B.Tech in Electronics and Communication Engineering from St. Mary's College of Engineering &amp; Technology, J.N.T.U.H Affiliated College in 2013. He is pursuing his M.Tech in VLSI System Design from Brilliant Institute of Engineering and Technology, J.N.T.U.H Affiliated College.</p>
	<p><b>Pathloth Krishnamurthy</b> is an Assistant Professor at Brilliant Institute of Engineering and Technology, Hyderabad in ECE Department. He received his B.Tech degree in Electronics and Communication Engineering from Madhira Institute of Science &amp; Technology, Hyderabad and M.Tech degree in VLSI System Design from Joginpally Bhasker Rao Institute of Engineering &amp; Technology, Hyderabad. His research interest is VLSI Technology and Design and Communication Systems.</p>